

# UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/849,573	07/05/2001	Pietro Erratico	99CA39653292	1615
27975 7	2590 04/22/2002			
ALLEN, DYER, DOPPELT, MILBRATH & GILCHRIST P.A.			EXAMINER	
1401 CTTRUS P.O. BOX 379	CENTER 255 SOUTH C	RANGE AVENUE	MONDT, JOHANNES P	
ORLANDO, FL 32802-3791			ART UNIT	PAPER NUMBER
			2826	
			DATE MAILED: 04/22/2002	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)
•		09/899,573	ERRATICO, PIETRO
Office Action Summary		Examiner	Art Unit
		Johannes P Mondt	2826
	The MAILING DATE of this communication app	pears on the cover sheet wi	th the correspondence address
THE - Exte after	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) days, a repl	36(a). In no event, however, may a r	eply be timely filed
- Failu - Any	Operiod for reply is specified above, the maximum statutory period in the to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	e, cause the application to become AB	BANDONED (35 U.S.C. § 133).
Status	ed patent term adjustment. See 37 GFK 1,704(b).		
1)⊡	Responsive to communication(s) filed on <u>08</u> /	<u> April 2002</u> .	
2a) <u></u> □	This action is <b>FINAL</b> . 2b)⊠ Th	is action is non-final.	
3)	Since this application is in condition for allowatelessed in accordance with the practice under		
Disposit	ion of Claims		
4)	Claim(s) <u>12-31</u> is/are pending in the application	on.	
	4a) Of the above claim(s) <u>27-31</u> is/are withdraw	vn from consideration.	
5)	Claim(s) is/are allowed.		
6)⊡	Claim(s) <u>12-26</u> is/are rejected.		
7)	Claim(s) is/are objected to.		
	Claim(s) are subject to restriction and/o	r election requirement.	
9)	The specification is objected to by the Examine	r.	
10)	The drawing(s) filed on is/are: a)□ acce	oted or b)  objected to by tl	he Examiner.
	Applicant may not request that any objection to the	e drawing(s) be held in abeya	ance. See 37 CFR 1.85(a).
11) 🔲 🤄	The proposed drawing correction filed on	_ is: a)  approved b)  d	isapproved by the Examiner.
	If approved, corrected drawings are required in re	ply to this Office action.	
12)	The oath or declaration is objected to by the Ex	aminer.	
Priority ι	under 35 U.S.C. §§ 119 and 120		
13)[_	Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. §	§ 119(a)-(d) or (f).
a)	☐ All b)☐ Some * c)⊠ None of:		
	1. Certified copies of the priority document	s have been received.	
	2. Certified copies of the priority document	s have been received in A	pplication No
	3. Copies of the certified copies of the prior application from the International Bu		received in this National Stage
* 5	See the attached detailed Office action for a list	of the certified copies not	received.
14) 🗌 A	Acknowledgment is made of a claim for domesti	c priority under 35 U.S.C.	§ 119(e) (to a provisional application).
	) $\square$ The translation of the foreign language pro Acknowledgment is made of a claim for domest	* *	
Attachmen	t(s)		
2) 🔲 Notic	e of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s) <u>6</u>	5) Notice of I	Summary (PTO-413) Paper No(s) on formal Patent Application (PTO-152)

Art Unit: 2826

#### **DETAILED ACTION**

#### Election/Restrictions

1. Applicant's election without traverse of claims 12-26 in Paper No. 8 is acknowledged.

#### Information Disclosure Statement

The examiner has considered the items listed in the Information Disclosure Statement filed 7/5/1 as Paper No. 6.

## Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 12-14 and 16 are rejected under 35 U.S.C. 102(b) as being anticipated by Chang et al (5,757,081).

With regard to claim 12: Chang et al teach (cf. Figure 7) an integrated structure (cf. title) comprising:

a substrate 10 (cf. column 4, lines 24-27) having first conductivity type (N+);

an epitaxial layer 20 (cf. column 4, lines 24-27) on said substrate having first conductivity type (N-) and conductivity less than said that of said substrate;

Art Unit: 2826

first and second regions in said epitaxial layer (any of the P+ regions to the left of 72c and marked 22 and 24 in Figure 1, as first region, and the P-well to the right of 72c in Figure 7 and marked as 38 in Figure 1, as second region, for definiteness), each having a second conductivity type opposite from said first conductivity type (P-type), said first and second regions extending from a surface of said epitaxial layer opposite said substrate into said epitaxial layer to form respective first and second junctions therewith; and:

an isolation element 72c (cf. column 5, line 4) positioned between said first and said second regions and extending from the surface of said epitaxial layer at least as far as said substrate for reducing any injection of current through said epitaxial layer from said first region to said second region when the first junction is directly biased, said isolation element 72c comprising a dielectric material adjacent said epitaxial layer and polycrystalline silicon spaced apart from said epitaxial layer by said dielectric material (cf. column 3, lines 7-15).

In conclusion: Chang et al anticipate claim 12.

With regard to claim 13: Chang et al teach the integrated structure according to claim 12 wherein said isolating element 72c may surround the power transistor portion 22 and hence the aforementioned first region (cf. column 5, lines 8-13).

With regard to claim 14: Chang et al teach the integrated structure to be formed on a semiconductor chip with full trench isolation of each portion of the chip (cf.

Art Unit: 2826

abstract, first sentence), which implies the length of said isolation element to be substantially if not fully equal to the width of the semiconductor chip and dividing the semiconductor chip into two portions each respectively including said first region and said second region.

With regard to claim 16: the first region as taught by Chang et al comprises a power transistor (cf. column 4, lines 41-45), while it is understood that any power transistor should be able to control any load, i.e., any impedance including inductive load, as described in standard text books such as B. Jayant Baliga, "Modern Power Devices", Krieger Publishing Co., Malabar, Florida, reprint edition 1992, page 377.

With regard to claim 17: Chang et al teach (cf. Figure 7) an integrated structure (cf. title) comprising:

a substrate 10 (cf. column 4, lines 24-27) having first conductivity type (N+);

an epitaxial layer 20 (cf. column 4, lines 24-27) on said substrate having first conductivity type (N-) and conductivity less than said that of said substrate;

first and second regions in said epitaxial layer (any of the P+ regions to the left of 72c and marked 22 and 24 in Figure 1, as first region, and the P-well to the right of 72c in Figure 7 and marked as 38 in Figure 1, as second region, for definiteness), each having a second conductivity type opposite from said first conductivity type (P-type), said first and second regions extending from a surface of said epitaxial layer opposite

Art Unit: 2826

said substrate into said epitaxial layer to form respective first and second junctions therewith; and:

an isolation element 72c (cf. column 5, line 4) positioned between said first and said second regions and extending from the surface of said epitaxial layer at least as far as said substrate, said isolation element partially surrounding the aforementioned first region (cf. column 5, lines 8-13).

In conclusion: Chang et al anticipate claim 17.

With regard to claim 18: said isolating element as taught by Chang et al comprises a dielectric material (cf. column 3, lines 7-9).

With regard to claim 19: said isolating element as taught by Chang et al is explicitly allowed to comprise polycrystalline silicon (cf. column 3, lines 7-13).

With regard to claim 21: the first region as taught by Chang et al comprises a power transistor (cf. column 4, lines 41-45), while it is understood by anyone of ordinary skills in the art that any power transistor should be able to control any load, i.e., any impedance including inductive load, as described in standard text books such as B. Jayant Baliga, "Modern Power Devices", Krieger Publishing Co., Malabar, Florida, reprint edition 1992, page 377.

With regard to claim 22: Chang et al teach (cf. Figure 7) an integrated structure (cf. title) comprising:

a substrate 10 (cf. column 4, lines 24-27) having first conductivity type (N+);

Art Unit: 2826

an epitaxial layer 20 (cf. column 4, lines 24-27) on said substrate having first conductivity type (N-) and conductivity less than said that of said substrate;

first and second regions in said epitaxial layer (any of the P+ regions to the left of 72c and marked 22 and 24 in Figure 1, as first region, and the P-well to the right of 72c in Figure 7 and marked as 38 in Figure 1, as second region, for definiteness), each having a second conductivity type opposite from said first conductivity type (P-type), said first and second regions extending from a surface of said epitaxial layer opposite said substrate into said epitaxial layer to form respective first and second junctions therewith; and:

an isolation element 72c (cf. column 5, line 4) positioned between said first and said second regions and extending from the surface of said epitaxial layer at least as far as said substrate. Chang et al teach the integrated structure to be formed on a semiconductor chip with full trench isolation of each portion of the chip (cf. abstract, first sentence), which implies the length of said isolation element to be substantially if not fully equal to the width of the semiconductor chip and dividing the semiconductor chip into two portions each respectively including said first region and said second region.

In conclusion, Chang et al anticipate claim 22.

Art Unit: 2826

With regard to claim 23: said isolation element as taught by Chang et al comprises a dielectric material (cf. column 3, lines 7-9).

With regard to claim 24: said isolation element as taught by Chang et al explicitly is allowed to contain polycrystalline silicon (cf. column 3, lines 7-13).

With regard to claim 26: the first region as taught by Chang et al comprises a power transistor (cf. column 4, lines 41-45), while it is understood by anyone of ordinary skills in the art that any power transistor should be able to control any load, i.e., any impedance including inductive load, as described in standard text books such as B. Jayant Baliga, "Modern Power Devices", Krieger Publishing Co., Malabar, Florida, reprint edition 1992, page 377.

## Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 15, 20, and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chang et al (5,757,081). As detailed above Chang et al anticipate claims 12, 17, and 22 (on which claims 15, 20, and 25 respectively depend). Although Chang et al do not necessarily teach the further limitation that the first conductivity type must be P-type conductivity, it is understood by those of ordinary skills in the art that a mere overall change from an original invention from one set of conductivities to the set

Application/Control Number: 09/899,573 Page 8

Art Unit: 2826

obtained by flipping all conductivities does not yield an invention that distinguishes over the prior art when the original invention does not.

6. Claims 12-13 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wada (5,998,822). Wada teaches (cf. Figure 2D) an integrated circuit (cf. title) comprising:

a substrate 1 having a first conductivity type (P-type) (cf. column 5, lines 9-15);

an epitaxial layer 2 on said substrate and having first conductivity type and a conductivity less than the conductivity of said substrate (cf. column 5, lines 9-15);

a plurality of regions, a forteriori first and second regions 14 (cf. column 6, lines 26-36) in said epitaxial layer, said first and second regions belonging to different memory cells adjacent to each other in a direction parallel to the bit lines (cf. column 4, lines 42-48), each having second conductivity type (N-type) (cf. column 6, lines 26-36) opposite the first conductivity type, said first and second regions extending from a surface of said epitaxial layer opposite said substrate into said epitaxial layer to form respective first and second junctions therewith; and

an isolation element or trench 4a (cf. column 5, line 30 – 36) positioned between said first and second regions and extending from the surface of said epitaxial layer 2 at least as far as said substrate (cf. Figure 2D). The purpose of said trench 4a is to electrically isolate (cf. column 4, lines 63-67) said memory

Art Unit: 2826

cells from each other, hence to reduce current injection through said epitaxial layer from said first region to said second region when the first junction is biased, said isolating element 4a comprising a dielectric material or insulator 5 (cf. column 5, lines 30-36) adjacent said epitaxial layer 2 (cf. Figure 2D).

However, Wada does not necessarily teach the isolating element 4a also to comprise polycrystalline silicon spaced apart from said epitaxial layer by said dielectric. However, dielectric isolation is standardly enhanced through the filling of trenches for dielectric isolation by shielding material such as polysilicon, as witnessed by Endo et al, who teach (cf. Figure 4) a dielectric trench isolation layer where the trench comprises an inner filling of polycrystalline silicon 45 spaced apart from epitaxial layer 33 (cf. column 4, line 8) by said dielectric material 46 (here made of silicon dioxide; cf. column 5, line 56). This enhancement is an *obvious* improvement, as not just electrostatic charges but also electrostatic fields are kept from crossing through the shielding action of the polysilicon filling. Reasonable expectation of success is ensured as only a mild variation in the production process taught by Wada is needed: Wada already applied polysilicon filling to another trench array meant to provide dielectric isolation structures or trenches 32 in the direction parallel to the world lines (cf. column 4, lines 37-42). Finally, the relevant parts of the two inventions (Wada and Endo et al) can be readily combined as only the polysilicon filling aspect of Endo et al is needed to be introduced into the invention by Wada.

Art Unit: 2826

Therefore, it would have been obvious to one of ordinary skills in the art to modify the invention as taught by Wada at the time it was made so as to include polysilicon filling in the dielectric trench isolation as taught by Endo et al.

With regard to claim 13: said isolation elements 4a and 4b together surround active regions (e.g., 2a and 2b), hence isolation element 4a at least partially surrounds said first region.

With regard to claim 15: the first conductivity as taught by Wada is of P type (cf. column 5, line 13).

### Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

Beasom (6,184,565 B1);

Gardner et al (6,184,566 B1).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Johannes P Mondt whose telephone number is 703-306-0531. The examiner can normally be reached on 8:00 - 18:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J Flynn can be reached on 703-308-6601. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7724 for After Final communications.

<sup>\*</sup>Art Unit: 2826

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

JPM April 16, 2002

NATHAN J. FLYNN SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2800